



**February 28 – March 1, 2012**

## **Fabric Verification**

By

**Galen Blake**  
**Senior MTS**  
**Altera Corporation**






**Steve Chappell**  
**Solutions Architect**  
**Mentor Graphics**



# What is a Fabric?

Windows Azure platform  
AppFabric



[183a.gif](#)

[cisco.com](http://cisco.com)



575 x 278 - The Data BUS has a lower data forwarding capacity (32 Gbps) than the switch ...

Similar - More sizes



# Characteristics of a Bus Fabric

- Resists soda spills and chewing gum – oops wrong fabric...
- Connects multiple masters to multiple slaves.
- Masters can issue transactions simultaneously.
- Masters may issue multiple transactions while earlier transactions are still in flight.
- Some allow transactions to complete out of order.
- Performance impacted by data width and latency.



# Verifying a real AMBA3 Switch Fabric

- Basic features must be tested:
  - Check protocol conformance on each port.
  - Check each master can talk to each slave.
- Basic features aren't enough - these must also be verified:
  - Architectural parameters are correct
  - Bus arbitration on shared segments
  - Conditions that might lead to poor performance
  - Conditions leading to bus stalls or poor latency
  - Performance (bandwidth and latency)




# Fabric Verification Goals

- Exhaustive protocol checking
  - Per port, supported features may differ
- Connectivity tests
  - Not a full cross-bar, non-trivial connectivity map
- Arbitration checking
  - Proper algorithms, no starvation scenarios
- Traffic scenario coverage
  - Sparse, Normal, Heavy and variable traffic loads,
- Performance measuring/validation
  - Bandwidth and latency monitoring under all conditions.

# Fabric Topology

- Protocol Variety makes traffic very difficult to control.



# Verification IP

- Will replace peripherals for enhanced controllability and synchronization.
- OVM-native VIP for all AMBA3 protocols (AXI, AHB, APB)
- Protocol monitors, coverage collection, importable test plan
- Support for directed, random, and graph-based sequences
- Compatible with acceleration tools (e.g. Veloce TBX) for really long tests
- Used Questa Verification IP

## AXI VIP

SEQ

DRV

SCB

MON

## AHB VIP

SEQ

DRV

SCB

MON

## APB VIP

SEQ


DRV

SCB

MON

# VIP Connections

- AMBA VIPs provide more control and monitoring



# Beyond Constrained Random

- Constrained Random was a leap forward in verification productivity but there are limitations.
- Variables and constraints are sprawling.
- Constraint solvers are proprietary, not consistent.
- Important corner cases are left to chance.
- Coverage models required to determine results.
- If three 7's pay out at 800:1, how many times must the constraint solver "lever" be pulled to cover **777**?




# Graph Based Coverage

- Achieves most efficient functional coverage
- No unnecessary repetition
- Provides clear visualization of state space
- Easier definition/review of coverage metrics
- If there are 32 “coverage bins” on this apparatus, cover all of them in 32 “spins”.
- Don’t gamble with your coverage.



# Developing a Graph

- A particular protocol or coverage space is captured with a simple grammar into a single file.
- It is then compiled into a graph.
- The graph is reviewed and annotated.
- It gives the user strong visual cues about what is covered and what is not covered.
- The annotations inform as to the scale and practicality of the space defined.
- If necessary the user can make informed decisions to limit the scale to a manageable size.
- Alternatively, users can cover full scale large graphs by using coordinated farm servers or acceleration resources.




# AXI Rules --> AXI Graph

```


1 /*****
2 *                               axi_full_protocol.rules
3 *
4 * inFact rules to cover full AXI protocol
5 * Copyright 2011 Mentor Graphics Corporation. All Rights Reserved
6 *****/
7 rule_graph axi_full_protocol {
8   import "inFact_axi_param_defs.rseq";
9   import "inFact_axi_full_protocol_defs.rseq";
10  import "inFact_axi_full_protocol_burst_controls.rseq";
11  // various algebraic constraints omitted for brevity...
12  // various symbol definitions omitted for brevity
13
14  RW_options = (read_or_write[AXI_TRANS_WRITE] rand_data write_strobes) | read_or_write[AXI_TRANS_READ];
15  SelectBurstSizeLength = burst
16  if {burst == AXI_WRAP} (wrap_boundary_n wrap_boundary_x) | if {burst != AXI_WRAP} etd
17  burst_length size;
18
19  UnLockedCacheProtOpts = cov_unlocked_cache_prot_start cache_prot cov_unlocked_cache_prot_end ;
20  LockedCacheProtOpts   = cov_locked_cache_prot_start cache_prot cov_locked_cache_prot_end ;
21
22  UnlockedTrans =
23    lock[AXI_NORMAL, AXI_EXCLUSIVE]
24    addr_rng address
25    select_id | if {EM_SAME_ID == 1} etd
26
27    SelectBurstSizeLength
28    // constraint read_or_write_c assures that an exclusive read is selected in RW_options
29    RW_options
30    UnLockedCacheProtOpts
31    do_item
32    protocol_cov_end_unlocked
33    if {lock == AXI_EXCLUSIVE} {
34      excl_transaction_gap // let excl read trans register with QUL monitors
35      read_or_write_2[AXI_TRANS_WRITE] // exclusive access must be ended with a write
36      rand_data write_strobes
37    } | if {lock != AXI_EXCLUSIVE} etd ;
38
39  LockedTrans =
40    lock[AXI_LOCKED]
41    addr_rng
42    select_id | if {EM_SAME_ID == 1} etd
43    lock_length
44    repeat action_limited {
45      SelectBurstSizeLength
46      RW_options address
47      protocol_cov_end_locked
48      LockedCacheProtOpts
49    } do_item
50    update_lock_length
51    lock_transaction_gap ;
52
53  // TOP of graph
54  axi_full_protocol = init repeat {
55    external_sync
56    create_item
57    protocol_cov_start
58    LockedTrans | UnlockedTrans
59    check_cov
60    transaction_gap ;
61  }
62 }

```




# AHB Graph

- These graphs will cover the full spectrum of their respective protocols.
- Full protocol compliance is covered efficiently in a few hundred thousand clock cycles.
- Graphs can stop or continue looping to cover more address or data ranges generating long streams of useful bus traffic.



# Graph-based Sequences & API

- Graphs drive OVM sequences for VIPs.
- Graphs drive CPU traffic from a C API.





# Traffic Control and Modulation

- The goals are to first operate the fabric under normal and expected traffic conditions.
- Next, we want to put the fabric under as
- many conditions of duress as possible.
- We need to determine if there are any sets of traffic conditions that cause the fabric to:
  - Slow down to unacceptable performance
  - Block out certain masters or slaves
  - Lock up the system.
- Traffic modulation allows us to shape the traffic into scenarios that match light, normal or heavy traffic patterns.




# Traffic Coordinating Graph

- Each protocol graph can be controlled by the traffic control graph.
- The traffic control graph can continuously adjust settings for each master to modulate local traffic.
- The traffic control graph can take over and precisely control the local graph giving it the ability to synchronize traffic on each master.





# Traffic Control and Modulation



# Traffic Scenarios

- This diagram shows a normal traffic scenario.
  - Bus activity is dense during a buffer transfer.
  - Bus activity goes quiet while waiting new for transfers to start.
- 
- This diagram shows a heavy traffic scenario.
  - There is very little quiet time between large transfers.



# Traffic Control Scenarios

- The traffic control graph allows us to target specific features and performance of the fabric as a fabric instead of treating it as an array of ports.



# Conclusion

- We have already proven the effectiveness of several components of this solution resulting in improved designs and schedules.
- As we scale up the small traffic control example shown here to the full chip level we expect continued design improvements and confidence.